PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-347890

(43)Date of publication of application: 15.12.2000

(51)Int.CI.

G06F 11/22 G01R 31/28 H01L 21/82

(21)Application number: 11-155764

(71)Applicant: NEC CORP

(22)Date of filing:

02.06.1999


(72)Inventor: OTSUKA SHIGEKAZU

(54) METHOD AND DEVICE FOR GENERATING TEST PATTERN OF SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To greatly save the time and trouble for test pattern generation.

SOLUTION: A macro common test pattern is written to a storage part 21, a conversion library for a CPU series is previously stored in a storage part 22, and a parameter file for product is stored in a storage part 23. A test pattern converter 26 reads data for conversion out of the conversion library for CPU series according to a CPU series name inputted from an operation part 25 and reads data for conversion out of the parameter file for product according to a type number inputted from the operation part 25. Then the macro common test pattern is read out of the storage part 21 in sequence and converted with the above—mentioned data for conversion to generate a macro test pattern for product, which is written to a storage part 27.



LEGAL STATUS

[Date of request for examination]

23.05.2000

[Date of sending the examiner's decision of

12.02.2002

rejection

[Kind of final disposal of application other than

the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision 2002

2002-04488

of rejection]

Date of requesting appeal against examiner's

decision of rejection]

14.03.2002